Log In
efabless
/
caravel_user_project
Clone
Source Code
GIT
Source
Issues
0
Pull Requests
0
Stats
Overview
Files
Commits
Branches
Forks
Releases
d64b919
Merge pull request #74 from efabless/litex_integration
20 files
Merged by Jeff DiCorpo
2 years ago
, Committed by GitHub
2 years ago
,
raw
patch
tree
parents
ada7e4a8797fc9129efde84fa082c9a640301b5f
acb0af8876be1e43eb307c71c65c9e5c5987bf22
20 files changed.
267 lines added
.
545 lines removed
.
.gitignore
file modified
+5
-1
Makefile
file modified
+18
-8
docs/source/roundtrip.rst
file modified
+2
-1
verilog/dv/Makefile
file modified
+2
-0
verilog/dv/io_ports/Makefile
file modified
+9
-73
verilog/dv/io_ports/io_ports.c
file modified
+7
-3
verilog/dv/io_ports/io_ports_tb.v
file modified
+36
-30
verilog/dv/la_test1/Makefile
file modified
+9
-73
verilog/dv/la_test1/la_test1.c
file modified
+20
-14
verilog/dv/la_test1/la_test1_tb.v
file modified
+22
-14
verilog/dv/la_test2/Makefile
file modified
+9
-73
verilog/dv/la_test2/la_test2.c
file modified
+18
-12
verilog/dv/la_test2/la_test2_tb.v
file modified
+19
-15
verilog/dv/mprj_stimulus/Makefile
file modified
+9
-78
verilog/dv/mprj_stimulus/mprj_stimulus.c
file modified
+9
-7
verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
file modified
+38
-35
verilog/dv/wb_port/Makefile
file modified
+9
-73
verilog/dv/wb_port/wb_port.c
file modified
+7
-9
verilog/dv/wb_port/wb_port_tb.v
file modified
+19
-25
Merge pull request #74 from efabless/litex_integration Litex integration
.gitignore
file modified
+5
-1
Makefile
file modified
+18
-8
docs/source/roundtrip.rst
file modified
+2
-1
verilog/dv/Makefile
file modified
+2
-0
verilog/dv/io_ports/Makefile
file modified
+9
-73
verilog/dv/io_ports/io_ports.c
file modified
+7
-3
verilog/dv/io_ports/io_ports_tb.v
file modified
+36
-30
verilog/dv/la_test1/Makefile
file modified
+9
-73
verilog/dv/la_test1/la_test1.c
file modified
+20
-14
verilog/dv/la_test1/la_test1_tb.v
file modified
+22
-14
verilog/dv/la_test2/Makefile
file modified
+9
-73
verilog/dv/la_test2/la_test2.c
file modified
+18
-12
verilog/dv/la_test2/la_test2_tb.v
file modified
+19
-15
verilog/dv/mprj_stimulus/Makefile
file modified
+9
-78
verilog/dv/mprj_stimulus/mprj_stimulus.c
file modified
+9
-7
verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
file modified
+38
-35
verilog/dv/wb_port/Makefile
file modified
+9
-73
verilog/dv/wb_port/wb_port.c
file modified
+7
-9
verilog/dv/wb_port/wb_port_tb.v
file modified
+19
-25